| OIPE CIA | | | |
|---|---|--------------------------------|-----------------------|
| HON 1 3 5000 17 | TRANSMITTAL LETTER (General - Patent Pending) | | Docket No. 51889/2 |
| In Recognized on Of: I | uglas R. Hackler, Sr. et al. | | |
| Serial No. | Filing Date | Examiner | Group Art Unit |
| 10/613,169 | July 3, 2003 | Not yet ssigned | 2811 |
| Title: MULTI-CONFIC | GURABLE INDEPENDENTLY MI | ULTI-GATED MOSFET | |
| | TO THE COMMISSIO | ONER FOR PATENTS: | |
| Transmitted herewith is: Inf rmation Disclosure PTO-1449 with copies of Postcard | | | |
| in the above identified a | pplication. | | |
| as described belo ☐ Charge th ☐ Credit an | nount of is attac ereby authorized to charge and cre | | |
| John- | Kromson | Dated: October <u>3/,</u> 2003 | |

John R Thompson
Registration No. 40,842
STOEL RIVES LLP

One Utah Center

201 South Main Street, Suite 1100

Salt Lake City, UT 84111

Phone: (801) 578-6994; Facsimile: (801) 578-6999

Signature

I certify that this document and fee is being deposited or Oct. 31, 2003 with the U.S. Postal Service as first class mail under 37 C.F.R. 1.8 and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313 1450.

Signature of Person Mailing Correspondence

John R. Thompson

Typed or Printed Name of Person Mailing Correspondence



PATENT APPLICATION Docket No.: 51889/2

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

| In re applicat | ion of: | | | |) |
|----------------|-----------|------------------|--------------|---|---|
| | Doug | glas R. H | lackler, | Sr. et al. |)) |
| Serial No.: | 10/61 | 3,169 | | |) Art Unit) 2811 |
| Filed: | July 3 | 3, 2003 | | |) |
| For: | | TI-CON TI-GAT | | RABLE INDEPENDENTLY OSFET |) |
| | | INF | ORMA | ATION DISCLOSURE STATEMENT UNDER 37 C.F.R § 1.97 | - |
| TO T | HE CO | MMISS | IONEF | R FOR PATENTS: | |
| Pursu | ant to l | his (her) | (their) | duty of disclosure, applicant(s) enclo | ose(s) copies (a copy) of |
| the document | t(s) list | ed on the | e accon | npanying Form PTO-1449. | |
| 1. This i | nforma | ition dis | closure | statement is being submitted: | |
| | a. | | applionation | in three months of the filing date of the cation or within three months of the denal stage, or before the mailing date of the merits, whichever event occurs last. FR 1.97(e) is required.) | ate of entry of the first Office action |
| | b. | | | the period set forth in paragraph 1a, to the period set forth in paragraph 1a, to feither a final action or a notice of all ii.) | _ |
| | | i. | | A \$180.00 information disclosure s fee set forth in 37 CFR 1.17(p) is en | |
| | | ii. | | A statement specified by 37 CFR 1 below. | .97(e) is set forth |

| - | | c. | | After the mailing date of a final action or notice of allowance and on or before payment of an issue fee. A statement specified by 37 CFR 1.97(e) is set forth below. A petition requesting consideration of the information disclosure statement and the \$130.00 petition fee set forth in 37 CFR 1.17(i) are enclosed. |
|----|-----|---------|---------------|---|
| | | d. | | Concurrent with the filing of a Request for Continued Examination |
| 2. | | The | attorney | or agent signing below hereby states that: |
| | | a. | | each item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement. |
| | | b. | | no item of information contained in the information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application, and, to the knowledge of the person signing the statement after making reasonable inquiry, no item of information contained in the information disclosure statement was known to any individual designated in 37 CFR 1.56(c) more than three months prior to the filing of the information disclosure statement. |
| 3. | | docu | ` ' | set forth below concise explanations of the relevance of each t in the English language and/or selected document(s) in the uage. |
| | DAT | ED this | s <u>31</u> d | ay of October, 2003. |

Respectfully submitted,

Jøhn R. Thompson Registration No. 40,842

STOEL RIVES LLP One Utah Center

201 South Main Street, Suite 1100

Salt Lake City, Utah 84111 Telephone: (801) 578-6994 Facsimile: (801) 578-6999

Sheet 1 of 7 FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE ATTY. DOCKET NO. APPLICATION NO. PATENT AND TRADEMARK OFFICE (REV. 7-80) 51889/2 US 10/613,169 INFORMATION DISCLOSURE CITATION APPLICANT - Douglas R. Hackler, Sr. et al. Title: MULTI-CONFIGURABLE INDEPENDENT **MULTI-GATED MOSFET** FILING DATE-July 3, 2003

U.S. PATENT DOCUMENTS

| U.S. PATENT | DOCU | MENTS | | CRADEMARI | | · · · · · · · · · · · · · · · · · · · | Ţ |
|---------------------|------|--------------------|----------|-----------------|-----------|---------------------------------------|----------------------------|
| EXAMINER INITIAL | | DOCUMENT NUMBER | DATE | NAME | CLASS | SUBCLASS | FILING DATE IF APPROPRIATE |
| | 1 | 2002/0187610 A1 | 12/12/02 | Furukawa et al. | 438 | 283 | 06/12/01 |
| | 2 | 2002/0153587 A1 | 10/24/02 | Adkisson et al. | 257 | 510 | 07/02/02 |
| | 3 | 2002/0140039 A1 | 10/03/02 | Adkisson et al. | 257 | 377 | 06/18/02 |
| | 4 | 2002/0105039 A1 | 08/08/02 | Hanafi et al. | 257 | 401 | 02/07/01 |
| | 5 | 2002/0093053 A1 | 07/18/02 | Chan et al. | 257 | 347 | 01/18/02 |
| | 6 | 2003/0089930 A1 | 05/15/03 | Zhao | 257 | 256 | 11/07/02 |
| • | 7 | 6,580,137 B2 | 06/17/03 | Parke | 257 | 401 | 08/29/01 |
| | 8 | 6,518,127 B2 | 02/11/03 | Hshieh et al. | 438 | 270 | 06/01/01 |
| | 9 | 6,506,638 B1 | 01/14/03 | Yu | 438 | 156 | 10/12/00 |
| | 10 | 6,483,156 B1 | 11/19/02 | Adkisson et al. | 257 | 401 | 03/16/00 |
| | 11 | 6,472,258 B1 | 10/29/02 | Adkisson et al. | 438 | 192 | 11/13/00 |
| | 12 | 6,365,465 B1 | 04/02/02 | Chan et al. | 438 | 283 | 03/19/99 |
| | 13 | 6,064,589 | 05/16/00 | Walker | 365 | 149 | 05/05/98 |
| | 14 | 5,773,331 | 06/30/98 | Solomon et al. | 438 | 164 | 12/17/96 |
| | 15 | 5,677,550 | 10/14/97 | Lee | 257 | 69 | 04/15/93 |
| | 16 | 5,436,506 | 07/25/95 | Kim et al. | 257 | 347 | 10/12/93 |
| EVANDED | | | | DATE | ONGIDERED | | |

EXAMINER DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformation with MPEP609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

| Sheet 2 of 7 | | | | | | | | | |
|---|----------------|---|---|---|--------|----------------------|------------------------------|---------------|-----------------|
| FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE (REV. 7-80) PATENT AND TRADEMARK OFFICE | | | | | 1 | | APPLICATION NO. 0/613,169 | | |
| INFORMATION DISCLOSURE CITATION | | | APPLICANT - Douglas R. Hackler, Sr. et al. | | | | Sr. et al. | | |
| Title: MULT | TI-CC TI-GA | Onfigurable Ated Mosfet | 1 | MOV 1 3 2003 W | | ING DATE 73, 2003 | 3- | | |
| EXAMINER INITIAL | | DOCUMENT NUMBER | DATE | NAME | | CLASS | SUBCLASS | FILING I | DATE OPRIATE |
| | 17 | 5,349,228 | 09/20/94 | Neudeck et al. | | 257 | 365 | 12/07/93 | |
| | 18 | 5,273,921 | 12/28/93 | Neudeck et al. | | 437 | 41 | 12/27/9 | 1 |
| | 19 | 3,755,012 | 08/28/73 | George et al. | | 148 | 175 | 03/19/7 | 1 |
| FOREIGN PAT | ENT D | OCUMENTS | | | | | | • | |
| | | DOCUMENT NUMBER | PUBLICA- TION DATE | COUNTRY / PATENT OFFI | CE | CLASS | SUBCLASS | TRANSI YES | NO |
| | 20 | | | | | | | | |
| • | 21 | | | | | | | | _ |
| | 22 | | | | | | | | |
| - | 23 | | | | | | | | |
| | 24 | | | | | | | | |
| | 25 | | • | | | | | | · · · · · · |
| | 26 | | | | | | | | |
| | 27 | | | | | | | | |
| OTHER DOCU | MENT | | | ages, Place of Publication, etc.) | | | | | |
| | 28 | Harada et al., "2-GHz RF Front-End Circuits in CMOS/SIMOX Operating at an Extremely Low Voltage of 0.5 V," IEEE Journal of Solid-State Circuits, Vol. 35, No. 12, December 2000, pgs. 2000-2004. Wann et al., "CMOS with Active Well Bias for Low-Power and RF/Analog Applications," 2000 Symposium on | | | | | | | |
| | 29 | VLSI Technology I | Digest of Technic | al Papers, 2 pgs. | | | | | |
| | 30 | | | SOIAS for Dynamic Thres ay 1997, pgs. 822-831. | hold V | Voltage Co | ntrol," IEEE | Transaction | ons on |
| | 31 | Assaderaghi et al., ' | Assaderaghi et al., "Dynamic Threshold-Voltage MOSFET (DTMOS) for Ultra-Low Voltage VLSI," IEEE Transactions on Electron Devices, Vol. 44, No. 3, March 1997, pgs. 414-422. | | | | | | |
| EXAMINER | <u> </u> | 1 Tansactions on Ele | enon Devices, v | 01. 77, 110. 3, Maich 1997, | pgs. 4 | 7 | CONSIDER | ED | |

EXAMINER: Initial if reference considered, whether or not citation is in conformation with MPEP609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Sheet 3 of 7 FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE ATTY. DOCKET NO. APPLICATION NO. PATENT AND TRADEMARK OFFICE (REV. 7-80) 51889/2 US 10/613,169 INFORMATION DISCLOSURE CITATION APPLICANT - Douglas R. Hackler, Sr. et al. Title: MULTI-CONFIGURABLE INDEPENDENTLY MULTI-GATED MOSFET FILING DATE-July 3, 2003 Assaderaghi et al., "A Dynamic Threshold Voltage MOSFET (DTMOS) for Very Low Voltage Operation," 32 IEEE Electron Device Letters, Vol. 15, No. 12, December 1994, pgs. 510-512. Assaderaghi et al., "A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation," 33 Department of Electrical Engineering and Computer Science, University of California at Berkeley, Berkeley, CA, pgs. 33.1.1-33.1.4. Hsu et al., "Low-Frequency Noise Properties of Dynamic-Threshold (DT) MOSFET's," IEEE Electron Device 34 Letters, Vol. 20, No. 10, October 1999, pgs. 532-534. Wong, H.-S. Philip, "Field Effect Transistors – From Silicon MOSFETS to Carbon Nanotube FETs," Proc. 23rd International Conference on Microelectronics (Miel 2002), Vol. 1, NIS, Yugoslavia, 12-15 May, 2002, pgs. 103-35 107. Brown et al., "Intrinsic Fluctuations in Sub 10-nm Double-Gate MOSFETs Introduced by Discreteness of 36 Charge and Matter," IEEE Transactions on Nanotechnology, Vol. 1, No. 4, December 2002, pgs. 195-200. Denton et al., "Fully Depleted Dual-Gated Thin-Film SOI P-MOSFET's Fabricated in SOI Islands with an 37 Isolated Buried Polysilicon Backgate," IEEE Electron Device Letters, Vol. 17, No. 11, November 1996, pgs. 509-511. Doris et al., "Extreme Scaling with Ultra-Thin Si Channel MOSFETs," IBM Semiconductor Research and 38 Development Center (SRDC), Microelectronics Division, Hopewell Junction, NY 12533, pgs. 10.6.1-10.6.4. Choi et al., "Nanoscale Ultrathin Body PMOSFETs With Raised Selective Germanium Source/Drain," IEEE 39 Electron Device Letters, Vol. 22, No. 9, September 2001, pgs. 447-448. Uchida et al., "Experimental Evidences of Quantum-Mechanical Effects on Low-field Mobility, Gate-channel 40 Capacitance, and Threshold Voltage of Ultrathin Body SOI MOSFETs," Advanced LSI Technology Laboratory, Toshiba Corp., 8 Shinsugita-cho, Isogo-ku Yokohama 235-8522, Japan, pgs. 29.4.1-29.4.4. Ren et al., "An Experimental Study on Transport Issues and Electrostatics of Ultrathin Body SOI pMOSFETs," 41 IEEE Electron Device Letters, Vol. 23, No. 10, October 2002, pgs. 609-611. Colinge et al., "Silicon-On-Insulator 'Gate-All-Around Device'," IMEC, Kapeldreef 75, 3030 Leuven, Belgium, 42 pgs. 25.4.1-25.4.4. Hergenrother et al., "50 nm Vertical Replacement-Gate (VRG) nMOSFETs with ALD HfO2 and Al2O3 Gate 43 Dielectrics," Agere Systems, Murray Hill, NJ 07974, USA, pgs. 3.1.1-3.1.4. Hokazono et al., "14 nm Gate Length CMOSFETs Utilizing Low Thermal Budget Process with Poly-SiGe and Ni Salicide," SoC Research & Development Center, Process & Manufacturing Engineering Center, ²System LSI 44 Division, Toshiba Corporation Semiconductor Company, 8 Shinsugita-cho, Isogo-ku, Yokohama, Kanagawa 235-8522, Japan, pgs. 27.1.1-27.1.4. Schulz et al., "50-nm Vertical Sidewall Transistors With High Channel Doping Concentrations," Infineon 45 Technologies AG, Corporate Research, D-81730 Munich, Germany, pgs. 3.5.1-3.5.4. Fung et al., "Gate length scaling accelerated to 30nm regime using ultra-thin film PD-SOI Technology," IBM 46 Microelectronics Semiconductor Research and Development Center (SRDC), pgs. 29.3.1-29.3.4.

EXAMINER: Initial if reference considered, whether or not citation is in conformation with MPEP609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

DATE CONSIDERED

EXAMINER

Sheet 4 of 7 FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE ATTY. DOCKET NO. APPLICATION NO. (REV. 7-80) PATENT AND TRADEMARK OFFICE 10/613,169 51889/2 US INFORMATION DISCLOSURE CITATION APPLICANT - Douglas R. Hackler, Sr. et al. Title: MULTI-CONFIGURABLE INDEPENDENTI MULTI-GATED MOSFET FILING DATE-July 3, 2003 Narasimha et al., "High Performance Sub-40nm CMOS Devices on SOI for the 70nm Technology Node," IBM 47 Microelectronics Semiconductor Research and Development Center (SRDC), Hopewell Junction, NY 12533, USA, pgs. 29.2.1-29.2.4. Hisamoto, Digh, "FD/DG-SOI MOSFET - a viable approach to overcoming the device scaling limit," Central 48 Research Laboratory, Hitachi Ltd., Kokubunji, Tokyo 185-8601, Japan, pgs. 19.3.1-19.3.4. Kedzierski et al., "Complementary silicide source/drain thin-body MOSFETs for the 20nm gate length regime," 49 Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, 94720, USA, pgs. 3.4.1-3.4.4. Oh et al., "50 nm Vertical Replacement-Gate (VRG) pMOSFETs," Bell Laboratories, Lucent Technologies, 50 Murray Hill, NJ 07974, USA, pgs. 3.6.1-3.6.4. Pidin et al., "A Notched Metal Gate MOSFET for sub-0.1 µm Operation," Fujitsu Laboratories Ltd., 10-1 51 Morinosato-Wakamiya, Atsugi 243-0197, Japan, pgs. 29.1.1-29.1.4. Tavel et al., "High Performance 40nm nMOSFETs With HfO2 Gate Dielectric and Polysilicon Damascene 52 Gate," France Telecom R&D, B.P. 98, 38243 Meylan, France, pgs. 17.1.1-17.1.4. Krivokapic et al., "Nickel Silicide Metal Gate FDSOI Devices with Improved Gate Oxide Leakage," AMD, 53 Technology Research Group, M/S 143, One AMD Place, Sunnyvale, CA 94088-3453, USA, pgs. 10.7.1-10.7.4. Monfray et al., "SON (Silicon-On-Nothing) P-MOSFETs with totally silicided (CoSi₂) Polysilicon on 5nm-thick Si-films: The simplest way to integration of Metal Gates on thin FD channels," ST Microelectronics, 850, rue 54 J.Monnet, 38921 Crolles, France, pgs. 10.5.1-10.5.4. Yang et al., "25 nm CMOS Omega FETs," Taiwan Semiconductor Manufacturing Company, No. 6, Li-Hsin Rd. 55 6, Science-Based Industrial Park, Hsin-Chu, Taiwan, ROC, pgs. 10.3.1-10.3.4. Wong et al., "Design and Performance Considerations for Sub-0.1 µm Double-Gate SOI MOSFET's," I.B.M. Thomas J. Watson Research Center, P.O. Box 218, Yorktown Heights, New York 10598, U.S.A., pgs. 30.6.1-56 30.6.4. Wong et al., "Device Design Considerations for Double-Gate, Ground-Plane, and Single-Gated Ultra-Thin SOI 57 MOSFET's at the 25 nm Channel Length Generation," IBM T.J. Watson Research Center, P.O. Box 218, Yorktown Heights, New York 10598, U.S.A., pgs. 15.2.1-15.2.4. Guarini et al., "Triple-Self-Aligned, Planar Double-Gate MOSFETs: Devices and Circuits," IBM T.J. Watson 58 Research Center, Yorktown Heights, New York 10598, U.S.A., pgs. 19.2.1-19.2.4. Solomon et al., "Two Gates Are Better Than One," IEEE Circuits & Devices Magazine, January 2003, pgs. 48-

EXAMINER: Initial if reference considered, whether or not citation is in conformation with MPEP609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

IEEE Transactions on Electron Devices, Vol. 46, No. 7, July 1999, pgs. 1537-1544.

Cheng et al., "The Impact of High-κ Gate Dielectrics and Metal Gate Electrodes on Sub-100 nm MOSFET's,"

Surrounding-Gate MOSFETs," IEEE Electron Device Letters, Vol. 21, No. 9, September 2000, pgs. 445-447.

DATE CONSIDERED

Oh et al., "Analytic Description of Short-Channel Effects in Fully-Depleted Double-Gate and Cylindrical,

59

60

61

EXAMINER

63.

| | | | | | |
|---|--|---|--|-----------------------|--|
| Sheet 5 of 7 | | | | | |
| FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE | | ATTY. DOCKET NO. | APPLICATION NO. | | |
| (REV. 7-80) | | | 51889/2 US | 10/613,169 | |
| , | | | | 10/013,109 | |
| INFORMATION DISCLOSURE CITATION | | | APPLICANT - Douglas R. Hackler, Sr. et al. | | |
| Title: MIIII T | rπ_ <i>(</i> ~(| ONFIGURABLE INDEPENDENTLY | | | |
| | | 70.00 | FILING DATE- | | |
| MULTI-GATED MOSFET | | | July 3, 2003 | | |
| | | / 3 mm & | July 3, 2003 | | |
| | | ("W , 2 E | | | |
| | | 1/2 Cath | | l | |
| | | All Control | | | |
| | | Ieong et al., "High Performance Double-Gate Device Technolog | y Challenges and Opport | unities." IBM | |
| | 62 | Microelectronics Semiconductor Research and Development Ce | | | |
| | | pgs. 492-495. | , ,, , | , , , | |
| | | Chang et al., "Gate Length Scaling and Threshold Voltage Cont | rol of Double-Gate MOSI | FETs," Department of | |
| | 63 Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720, USA, pgs | | | | |
| | 31.2.4. | | | | |
| | Wong et al., "Self-Aligned (Top and Bottom) Double-Gate MOSFET with a 25 nm Thick Silicon Char | | | | |
| IBM T. J. Watson Research Center, P.O. Box 218, Yorktown Heights, New York 10598, U.S.A., pgs | | | | | |
| | | 16.6.4. | 1 Code MOCEET (DT DM | (C) (OC) | |
| | | Yagishita et al., "Dynamic Threshold Voltage Damascene Meta | | | |
| | Threshold Voltage, High Drive Current, and Uniform Electrical Characteristics," Process & Manufe Engineering Center, Semiconductor Company, Toshiba Corporation, 8, Shinsugita-cho, Isogo-ku, Y | | | | |
| | | 235-8522, Japan, pgs. 29.2.1-29.2.4. | ition, o, omnsagna-ono, is | ogo-ku, i okolialila | |
| | | Samavedam et al., "Dual-Metal Gate CMOS with HfO ₂ Gate Di | electric." Motorola Digita | l DNA™ Laboratories. | |
| | 66 3501 Ed Bluestein Blvd., MD:K10, (*AMD), Austin, TX 78721, USA, pgs. 17.2.1-17.2.4. | | | | |
| | Fossium et al. "Speed Superiority of Scaled Double-Gate CMOS." IEEE Transactions on Electron Devices, Vo | | | | |
| | 67 | 49, No. 5, May 2002, pgs. 808, 809, 811. | | | |
| | | Lee et al., "Super Self-Aligned Double-Gate (SSDG) MOSFET | | | |
| • | 68 | Selective Epitaxy," Microsystems Technology Laboratories, Ma | issachusetts Institute of To | echnology, Cambridge, | |
| | | MA, USA, pgs. 3.5.1-3.5.4. | | | |
| | Polishchuk et al., "Dual Work Function Metal Gate CMOS Technology Using Metal Interdiffusion," IEEE | | | | |
| | | Electron Device Letters, Vol. 22, No. 9, September 2001, pgs. 4 | | | |
| | Yeo et al., "Dual-Metal Gate CMOS Technology with Ultrathin Silicon Nitride Gate Dielectric," IEEE Electron | | | | |
| | | Device Letters, Vol. 22, No. 5, May 2001, pgs. 227-229. | vina Nitragan Canaantrati | on Controlled TiNe | |
| | Wakabayashi et al., "A Dual-Metal Gate CMOS Technology Using Nitrogen-Concentration-Controlled TiNx Film," IEEE Transactions on Electron Devices, Vol. 48, No. 10, October 2001, pgs. 2363-2369. | | | | |
| | | Yagishita et al., "Dynamic Threshold Voltage Damascene Meta | | | |
| | 72 | for Very Low Voltage Operation of Under 0.7 V," IEEE Transa | | | |
| | , 2 | March 2002, pgs. 422-428. | Citolic on Dicouon Device | 5, 101. 15, 110. 5, | |
| | - | Matsuo et al., "High Performance Damascene Gate CMOSFETS | with Recessed Channel I | Formed by Plasma | |
| | 73 | Oxidation and Etching Method (RC-POEM)," Process & Manual | | | |
| | | Company, Toshiba Corporation, 8, Shinsugita-cho, Isogo-ku, Yo | | | |

EXAMINER: Initial if reference considered, whether or not citation is in conformation with MPEP609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Ducroquet et al., "Full CMP Integration of CVD TiN Damascene Sub-0.1-µm Metal Gate Devices For ULSI

DATE CONSIDERED

Applications," IEEE Transactions on Electron Devices, Vol. 48, No. 8, August 2001, pgs. 1816-1821.

74

EXAMINER

Sheet 6 of 7 FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE ATTY. DOCKET NO. APPLICATION NO. PATENT AND TRADEMARK OFFICE (REV. 7-80) 51889/2 US 10/613,169 INFORMATION DISCLOSURE CITATION APPLICANT - Douglas R. Hackler, Sr. et al. Title: MULTI-CONFIGURABLE INDEPENDEN **MULTI-GATED MOSFET** FILING DATE-July 3, 2003 Choi et al., "Nanoscale CMOS Spacer FinFET for the Terabit Era," IEEE Electron Device Letters, Vol. 23, No. 75 1, January 2002, pgs. 25-27. Lindert et al., "Sub-60-nm Quasi-Planar FinFETs Fabricated Using a Simplified Process," IEEE Electron Device 76 Letters, Vol. 22, No. 10, October 2001, pgs. 487-489. Choi et al., "A Spacer Patterning Technology for Nanoscale CMOS," IEEE Transactions on Electron Devices, 77 Vol. 49, No. 3, March 2002, pgs. 436-441. Li et al., "Damascene W/TiN Gate MOSFETs With Improved Performance for 0.1-µm Regime," IEEE 78 Transactions on Electron Devices, Vol. 49, No. 11, November 2002, pgs. 1891-1896. Huang et al., "Sub-50 nm P-Channel FinFET," IEEE Transactions on Electron Devices, Vol. 48, No. 5, May 79 2001, pgs. 880-886. Pei et al., "FinFET Design Considerations Based on 3-D Simulation and Analytical Modeling," IEEE 80 Transactions on Electron Devices, Vol. 49, No. 8, August 2002, pgs. 1411-1419. Hisamoto et al., "FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm," IEEE Transactions on 81 Electron Devices, Vol. 47, No. 12, December 2000, pgs. 2320-2325. Chang et al., "FinFET Scaling to 10nm Gate Length," Strategic Technology, Advanced Micro Devices. Inc., 82 Sunnyvale, CA 94088, USA, pgs. 10.2.1-10.2.4 Choi et al., "FinFET Process Refinements for Improved Mobility and Gate Work Function Engineering," Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720, 83 USA, pgs. 10.4.1-10.4.4. Lindert et al., "Sub-60-nm Quasi-Planar FinFETs Fabricated Using a Simplified Process," IEEE Electron Device 84 Letters, Vol. 22, No. 10, October 2001, pgs. 487-489. Huang et al., "Sub 50-nm FinFET: PMOS," Department of Electrical Engineering and Computer Sciences, 85 University of California at Berkeley, CA 94720, USA, pgs. 3.4.1-3.4.4. Choi et al., "Sub-20nm CMOS FinFET Technologies," Department of Electrical Engineering and Computer 86 Sciences, University of California, Berkeley, CA 94720, USA, pgs. 19.1.1-19.1.4. Kedzierski et al., "Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation." IBM Semiconductor Research and Development Center (SRDC), Research Division, T J Watson Research Center, 87 Yorktown Heights, NY 10598, pgs. 10.1.1-10.1.4. Lin et al., "High-Performance P-Channel Schottky-Barrier SOI FinFET Featuring Self-Aligned PtSi Source/Drain and Electrical Junctions," IEEE Electron Device Letters, Vol. 24, No. 2, February 2003, pgs. 102-88 Lee et al., "Hydrogen Annealing Effect on DC and Low-Frequency Noise Characteristics in CMOS FinFETs," 89 IEEE Electron Device Letters, Vol. 24, No. 3, March 2003, pgs. 186-188. Yagishita et al., "High Performance Metal Gate MOSFETs Fabricated by CMP for 0.1 \mu Regime," Microelectronics Engineering Laboratory, Toshiba Corporation, 8, Shinsugita-cho, Isogo-ku, Yokohama 235-90 8522, Japan, pgs. 29.3.1-29.3.4. Yagishita et al., "Improvement of Threshold Voltage Deviation in Damascene Metal Gate Transistors," IEEE 91 Transactions on Electron Devices, Vol. 48, No. 8, August 2001, pgs. 1604-1611.

EXAMINER: Initial if reference considered, whether or not citation is in conformation with MPEP609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

DATE CONSIDERED

EXAMINER

| Sheet 7 of 7 | | | | |
|---|------|--|--------------------------------|--|
| FORM PTO-1 (REV. 7-80) | 449 | U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE | ATTY. DOCKET NO. 51889/2 US | APPLICATION NO. 10/613,169 |
| INFORMATIO | ON D | ISCLOSURE CITATION | APPLICANT – Dougla | s R. Hackler, Sr. et al. |
| | | ONFIGURABLE INDEPENDENTLY CONTROL OF THE MOSFET | FILING DATE- July 3, 2003 | |
| | 92 | Yahishita et al., "High Performance Damascene Meth) Gate MO on Electron Devices, Vol. 47, No. 5, May 2000, pgs. 1028-1034 | • | |
| | 93 | Kimura et al., "Short-Channel-Effect-Suppressed Sub-0.1-μm G Transactions on Electron Devices, Vol. 42, No. 1, January 1995 | , pgs. 94-100. | , |
| | 94 | Tanaka et al., "Simulation of Sub-0.1-μm MOSFET's with Com Electron Device Letters, Vol. 14, No. 8, August 1993, pgs. 396- | 399. | |
| | 95 | Tanaka et al., "A Sub-0.1-μm Grooved Gate MOSFET with Hig Research Laboratory, Hitachi, Ltd., 1-280 Higashi-koigakubo, K | | |
| | 96 | Sunouchi et al., "Double LDD Concave (DLC) Structure for Sul Center, Toshiba Corporation, 1, Komukai, Saiwai-ku, Kawasaki | | |
| | 97 | Hackler, Sr., Douglas R., "TMOS: A Novel Design for MOSFE Fulfillment of the Requirements for the Degree of Master of Science College of Graduate Studies, University of Idaho, October 19 | ence with a Major in Elec | |
| | 98 | | - | |
| *************************************** | 99 | | | |
| • | 100 | | | |
| | 101 | | | |
| • | 102 | | | |
| | 103 | | | |
| | 104 | | | |
| | 105 | | | |
| | 106 | | | ······································ |
| | 107 | | | |
| | 108 | | | |
| | 109 | | | |
| | 110 | | | |
| | 111 | | | |
| | 112 | | | |
| | 113 | | | |
| EVAMINED | | | DATE CONSIDI | EDED |

EXAMINER: Initial if reference considered, whether or not citation is in conformation with MPEP609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.